Renesas RX14T

From SEGGER Knowledge Base
Jump to navigation Jump to search

The Renesas RX14T are microcontrollers from Renesas, which are based on the RXv2 architecture.

Flash Banks

Flash bank Base address J-Link support Flasher support Loader
Name Bank size
Data area 0x100000 YES.png YES.png Default 4 KB
User area 0xFFFE0000 YES.png YES.png Default 128 KB


Watchdog Handling

  • The device has 2 watchdogs WDTA and IWDT.
  • The watchdogs are fed during flash programming.

Debugger Authentication

If necessary, a debugger authentication via RX ID Code is performed as part of the connect sequence.
See article on Renesas RX cores for further information.

Debug Mode

When using FINE interface, a debug mode is enabled as part of the connect sequence and disabled on debug session close.
Enabling / disabling the debug mode requires writing to the flash.
See article on Renesas RX cores for further information.

Supported debug interfaces

The following debug interfaces are supported:

  • FINE

Evaluation Boards