Renesas RX651
Jump to navigation
Jump to search
The Renesas RX651 are microcontrollers from Renesas, which are based on the RXv2 architecture.
Flash Banks
| Flash Bank | Base address | J-Link Support | Loader | |
|---|---|---|---|---|
| Name | Size | |||
| Option setting flash | 0xFE7F5D00 | 
|
Default | 128 B |
| Internal program flash | 0xFFE80000/0xFFF00000/ 0xFFF40000/0xFFF80000 |
|
Default | 512/768/ 1024/1536 KB |
Debugger Authentication
If necessary, a debugger authentication via RX ID Code is performed as part of the connect sequence.
See article on Renesas RX cores for further information.
Debug Mode
When using FINE interface, a debug mode is enabled as part of the connect sequence and disabled on debug session close.
Enabling / disabling the debug mode requires writing to the flash.
See article on Renesas RX cores for further information.
Supported debug interfaces
The following debug interfaces are supported:
- JTAG
- FINE