Renesas RX64M

From SEGGER Knowledge Base
Jump to navigation Jump to search

The Renesas RX64M are microcontrollers from Renesas, which are based on the RXv2 architecture.

Flash Banks

Flash Bank Base address J-Link Support Loader
Name Size
Internal data flash 0x00100000 YES.png Default 64 KB
Option setting flash 0x00120040 YES.png Default 48 B
Internal program flash 0xFFE00000/0xFFD80000/
0xFFD00000/0xFFC00000
YES.png Default 2048/2560/
3072/4096 KB



Debugger Authentication

If necessary, a debugger authentication via RX ID Code is performed as part of the connect sequence.
See article on Renesas RX cores for further information.

Debug Mode

When using FINE interface, a debug mode is enabled as part of the connect sequence and disabled on debug session close.
Enabling / disabling the debug mode requires writing to the flash.
See article on Renesas RX cores for further information.

Supported debug interfaces

The following debug interfaces are supported:

  • JTAG
  • FINE