Renesas RX260
Jump to navigation
Jump to search
The Renesas RX260 are microcontrollers from Renesas, which are based on the RXv3 architecture.
Flash Banks
Flash Bank | Base address | J-Link Support | Loader | |
---|---|---|---|---|
Name | Size | |||
Internal data flash | 0x100000 | ![]() |
Default | 8 KB |
Internal program flash | 0xFFF80000/0xFFFA0000/0xFFFC0000 | ![]() |
Default | 256/384/512 KB |
Watchdog Handling
- The device has 2 a watchdogs: WDTA, IWDTa
- The watchdogs are fed during flash programming
Device Specific Handling
Connect
- As part of the connect sequence, OFS1 is modified by J-Link to allow debugging via FINE interface. J-Link restores the OFS1 state on debug session close.
Supported debug interfaces
The following debug interfaces are supported:
- FINE
Tracing
- There is no trace support for this device series