Renesas RX230

From SEGGER Knowledge Base
Jump to navigation Jump to search

The Renesas RX230 are microcontrollers from Renesas, which are based on the RXv2 architecture.


Flash Banks

Flash Bank Base address J-Link Support Loader
Name Size
Internal flash[1] 0x00100000 YES.png Default 136/264 KB
  1. The flash bank "Internal flash" internally functions as two flashbanks.
    One bank at 0x00100000 (8 KB) and one bank at 0xFFEE0000/0xFFEC0000 (128/256 KB).


Debugger Authentication

If necessary, a debugger authentication via RX ID Code is performed as part of the connect sequence.
See article on Renesas RX cores for further information.

Debug Mode

When using FINE interface, a debug mode is enabled as part of the connect sequence and disabled on debug session close.
Enabling / disabling the debug mode requires writing to the flash.
See article on Renesas RX cores for further information.

Supported debug interfaces

The following debug interfaces are supported:

  • FINE