Renesas RA8T2

From SEGGER Knowledge Base
Jump to navigation Jump to search

The Renesas RA8T2 are Cortex-M85 based microcontrollers with optional second Cortex-M33 core.

Flash Banks

Flash Bank Base address J-Link Support Loader
Name Size
MRAM (Secure) 0x02000000 YES.png Default up to 1 MB
RAMLess up to 1 MB
Configuration (Secure) 0x02C9F020 YES.png Default 976 B
OTP (Secure) 0x02E07400 YES.png Default 816 B
SiP flash (Secure) [1] 0x08000000 YES.png Default up to 8 MB
MRAM (Non-Secure) 0x12000000 YES.png Default up to 1 MB
RAMLess up to 1 MB
Configuration (Non-Secure) 0x12C9F4C0 YES.png Default 832 B
OTP (Non-Secure) 0x12E07780 YES.png Default 128 B
SiP flash (Non-Secure) [1] 0x18000000 NO.png Default up to 8 MB
External OSPI1 flash CS0 [2] 0x70000000 YES.png Default up to 128 MB
External OSPI1 flash CS1 [2] 0x78000000 YES.png Default up to 128 MB
External OSPI0 flash CS0 [2] 0x80000000 YES.png Default up to 256 MB
External OSPI0 flash CS1 [2] 0x90000000 YES.png Default up to 256 MB
  1. 1.0 1.1 SiP flash only exists on the J-Variants of devices.
  2. 2.0 2.1 2.2 2.3 QSPI flash programming requires special handling compared to internal flash. For more information about this, please see the QSPI Flash Programming Support article.

Watchdog Handling

  • The device has two watchdogs: Watchdog Timer (WDT) and Independent Watchdog Timer (IWDT).
  • Both watchdogs are fed during flash programming.

Device Specific Handling

Reset

  • The device uses normal Cortex-M reset, no special handling necessary, like described here.

Evaluation Boards

Example Application