NXP Kinetis K

From SEGGER Knowledge Base
Jump to navigation Jump to search

The NXP Kinetis Kx series are 32-bit low-power microcontrollers based on the Arm® Cortex®-M4 or Cortex®-M0 processor.

Flash Banks

MK80 / MK81 / MK82

Flash bank Base address J-Link support Flasher support Loader
Name Bank size
Internal flash 0x0 YES.png YES.png Default 256 KB
QSPI Flash Bank A [1] 0x68000000 YES.png YES.png Default Up to 64 MB
QSPI Flash Bank B [1] 0x6C000000 YES.png YES.png Default Up to 64 MB


MK80 / MK81 / MK82 - QSPI Parallel mode

Flash bank Base address J-Link support Flasher support Loader
Name Bank size
Internal flash 0x0 YES.png YES.png Default 256 KB
QSPI Flash [1] 0x68000000 YES.png YES.png Default Up to 128 MB
  1. ↑ 1.0 1.1 1.2 QSPI flash programming requires special handling compared to internal flash. For more information about this, please see the QSPI Flash Programming Support article.

Watchdog Handling

  • The device has a watchdog WDOG.
  • The watchdog is fed during flash programming.


Device Specific Handling

Connect

Reset

  • The device uses normal Cortex-M reset, no special handling necessary, like described here.

Evaluation Boards

Example Application

Tracing

The following trace example projects are available:

Retrieved from "https://kb.segger.com/index.php?title=NXP_Kinetis_K&oldid=23467"