J-Trace PRO RISC-V: Difference between revisions

From SEGGER Knowledge Base
Jump to navigation Jump to search
Line 34: Line 34:
| ETB Trace Cortex                            ||style="text-align:center;"| {{NO}} || V3
| ETB Trace Cortex                            ||style="text-align:center;"| {{NO}} || V3
|-
|-
| ETM Trace Cortex                            ||style="text-align:center;"| {{NO|| V3
| ETM Trace Cortex                            ||style="text-align:center;"| {{NO}}|| V3
|-
|-
| PTM Trace Cortex                            ||style="text-align:center;"| {{NO}} || V3
| PTM Trace Cortex                            ||style="text-align:center;"| {{NO}} || V3

Revision as of 10:51, 17 July 2025

This page contains the general, specifications as well as an overview of supported software features of the SEGGER J-Trace PRO RISC-V.
For information on the mechanical and electrical specifications as well as an overview of hardware features refer to Hardware Models.

Hardware Models

Legacy

Hardware Features

Feature Supported Since
USB 2.0 Hi-Speed YES.png V3
USB 3.0 SuperSpeed YES.png V3
WinUSB YES.png V3
Gigabit-Ethernet YES.png V3
cJTAG interface YES.png V3
cJTAG interface without/buggy KEEPER logic YES.png V3
JTAG interface YES.png V3
SWD interface YES.png V3
SWO interface NO.png
ETB Trace Cortex NO.png V3
ETM Trace Cortex NO.png V3
PTM Trace Cortex NO.png V3
N-Trace BTM RISC-V YES.png V3
Streaming Trace YES.png V3
VCOM NO.png
Memory Stop mode support YES.png V3
Cortex-M Monitor Mode debugging NO.png V3
5 V Target Supply YES.png V3
SWD Multi-Drop NO.png V3
CMSIS-DAP v1 (HID) mode NO.png

Supported cores

J-Trace provides debugging support for the following cores.

Note:
If you are interested in J-Trace support for a core that is not listed here, please feel free to request support via the SEGGER support ticket system.
Core Supported Since
RISC-V
RV32 YES.png V3
RV64 YES.png V3
Retrieved from "https://kb.segger.com/index.php?title=J-Trace_PRO_RISC-V&oldid=25343"