J-Link LITE Cortex-M: Difference between revisions

From SEGGER Knowledge Base
Jump to navigation Jump to search
(Created page with "This page contains the general, specifications as well as an overview of supported software features of the SEGGER '''J-Link LITE Cortex-M'''. <br> For information on the mechanical and electrical specifications as well as an overview of hardware features refer to Hardware Models. __TOC__ == Hardware Models == * J-Link LITE Cortex-M V9 === Legacy === * J-Link LITE Cortex-M V8 == Software Features == {| class="seggertable" |- ! Feature...")
 
 
Line 101: Line 101:
|-
|-
| Cortex-A72          ||style="text-align:center;"| {{NO}}  ||   
| Cortex-A72          ||style="text-align:center;"| {{NO}}  ||   
|-
| Cortex-A76          ||style="text-align:center;"| {{NO}}  || 
|-
|-
| Cortex-M0          ||style="text-align:center;"| {{YES}} || V8
| Cortex-M0          ||style="text-align:center;"| {{YES}} || V8

Latest revision as of 11:00, 30 July 2025

This page contains the general, specifications as well as an overview of supported software features of the SEGGER J-Link LITE Cortex-M.
For information on the mechanical and electrical specifications as well as an overview of hardware features refer to Hardware Models.

Hardware Models

Legacy

Software Features

Feature Supported since
USB 2.0 Full Speed YES.png V8
USB 2.0 Hi-Speed NO.png
WinUSB NO.png
JTAG interface YES.png V8
cJTAG interface NO.png
cJTAG interface without/buggy KEEPER logic NO.png
SWD interface YES.png V8
SWO interface YES.png V8
SPI interface NO.png
QSPI interface NO.png
Microchip ICSP interface NO.png
Renesas FINE interface NO.png
SiLabs C2 2-wire interface NO.png
ETB Trace ARM7/9 NO.png
ETB Trace Cortex-M YES.png V8
ETB Trace Cortex-A/R NO.png
ETM Trace Cortex-M NO.png
VCOM* NO.png
Memory Stop mode support YES.png V9
Cortex-M Monitor Mode debugging NO.png
SWD Multi-Drop NO.png
CMSIS-DAP v1 (HID) mode NO.png
USB Web Server NO.png
Notes:
*On J-Links, VCOM is a "USB to serial" bridge that connects the PC to a UART of the target, so you can communicate with your target application.

Supported cores

J-Link provides debugging support for the following cores.

Note:
If you are interested in J-Link support for a core that is not listed here, please feel free to request support via the SEGGER support ticket system.
Core Supported since
ARM legacy Cores
ARM7 NO.png
ARM9 NO.png
ARM11 NO.png
ARM Cortex Cores
Cortex-A5 NO.png
Cortex-A7 NO.png
Cortex-A8 NO.png
Cortex-A9 NO.png
Cortex-A12 NO.png
Cortex-A15 NO.png
Cortex-A17 NO.png
Cortex-A53 NO.png
Cortex-A55 NO.png
Cortex-A57 NO.png
Cortex-A72 NO.png
Cortex-A76 NO.png
Cortex-M0 YES.png V8
Cortex-M0+ YES.png V8
Cortex-M1 YES.png V8
Cortex-M3 YES.png V8
Cortex-M4 YES.png V8
Cortex-M7 YES.png V9
Cortex-M23 YES.png V9
Cortex-M33 YES.png V9
Cortex-R4 NO.png
Cortex-R5 NO.png
Cortex-R8 NO.png
SC000 (M0 secure) YES.png V8
SC300 (M3 secure) YES.png V8
RISC-V
RV32 NO.png
RV64 NO.png
Microchip PIC32
PIC32MX NO.png
PIC32MZ NO.png
SiLabs 8051
EFM8 NO.png
Renesas RX
RX110 NO.png
RX111 NO.png
RX210 NO.png
RX21A NO.png
RX220 NO.png
RX610 NO.png
RX621 NO.png
RX62G NO.png
RX62G NO.png
RX62N NO.png
RX62T NO.png
RX630 NO.png
RX631 NO.png
RX63N NO.png
RX63T NO.png
RX64M NO.png
Retrieved from "https://kb.segger.com/index.php?title=J-Link_LITE_Cortex-M&oldid=25492"