Template:ST SR6Px MultiCoreSupport CL1 SplitLock

From SEGGER Knowledge Base
Jump to navigation Jump to search

Cluster 1 Core 0 Cortex-R52

Init/Setup

  • WDT is disabled
  • If core is not enabled, it will be enabled (set to DRUN condition).

Reset

  • ARMv8-R Reset is performed like described here.

Attach

  • Attach is supported

Cluster 1 Core 1 Cortex-R52 (if available)

Init/Setup

  • WDT is disabled
  • If core is not enabled, it will be enabled (set to DRUN condition).
  • To connect to this core, bit split_lock has to be set to 1 on DCF Global_CONF.

Reset

  • ARMv8-R Reset is performed like described here.

Attach

  • Attach is supported
Retrieved from "https://kb.segger.com/index.php?title=Template:ST_SR6Px_MultiCoreSupport_CL1_SplitLock&oldid=28105"