Template:ST SR6Px MultiCoreSupport CL1 1Core

From SEGGER Knowledge Base
Jump to navigation Jump to search

Cluster 1 Core 0 Cortex-R52

Init/Setup

  • WDT is disabled
  • If core is not enabled, it will be enabled (set to DRUN condition).

Reset

  • ARMv8-R Reset is performed like described here.

Attach

  • Attach is supported