TMC

From SEGGER Knowledge Base
Jump to navigation Jump to search

The ARM CoreSight Trace Memory Controller (TMC) supersedes the traditional ETB. It can be configured (at synthesization time of the device) to act as a trace capture unit that outputs trace data on dedicated trace pins (similar to traditional ETM configuration) or as a trace capture unit that stores trace data in a RAM buffer. In contrast to traditional ETB, this buffer does not have to be on-chip RAM but may also be external high-speed RAM. There are also some other configurations possible, but not really spread in the field right now and therefore not really used.