ST STR9

From SEGGER Knowledge Base
Jump to navigation Jump to search

The ST STR9 are microcontrollers based on the ARM966E core.

Flash Banks

Internal Flash

Device Base address Size J-Link Support
STR91xFxx2 0x00000000 288KB YES.png
STR91xFxx4 0x00000000 544KB YES.png
STR91xFxx6 0x00000000 1152KB YES.png
STR91xFxx7 0x00000000 2176KB YES.png

Watchdog Handling

The device has a watchdog that is not fed during flash programming.

Device Specific Handling

Reset

The device uses ARM7/9 reset, no special handling necessary, like described here.

JTAG settings

We recommend to use adaptive clocking for these devices (use Speed adaptive in J-Link Commander).

Unlocking

The devices have 3 TAP controllers built-in. When starting J-Link Commander, it reports 3 JTAG devices. A special tool, J-Link STR9 Commander (JLinkSTR91x.exe) is available to directly access the flash controller of the device.
This tool can be used to erase the flash of the controller even if a program residesin flash which causes the ARM core to stall. For more information about the J-Link STR9 Commander, please refer to the J-Link User Manual (UM08001).
When starting the STR91x commander, a command sequence will be performed which brings MCU into Turbo Mode. "While enabling the Turbo Mode, a dedicated test mode signal is set and controls the GPIOs in output.
The IOs are maintained in this state until a next JTAG instruction is sent." (ST Microelectronics) Enabling Turbo Mode is necessary to guarantee proper function of all commands in the STR91x Commander.

Switching the boot bank

The bootbank of the STR91x devices can be switched by using the J-Link STR9 Commander which is part of the J-Link software and documentation package. For more information about the J-Link STR9 Commander, please refer to the J-Link User Manual (UM08001).

Evaluation Boards

Example Applications