Renesas RZ/A3M

From SEGGER Knowledge Base
Jump to navigation Jump to search

The Renesas RZ/A3M are 32-bit CPUs, based on the Cortex-A55 core.

Flash Banks

Flash Bank Base address J-Link Support Loader
Name Size
SPI Multi I/O [1] 0x20000000 YES.png QuadSPI up to 256 MB
  1. ↑ QSPI flash programming requires special handling compared to internal flash. For more information about this, please see the QSPI Flash Programming Support article.

Watchdog Handling

  • The device has a watchdog WDT.

Device Specific Handling

Reset

  • The device uses normal Cortex-M reset, no special handling necessary, like described here.

Evaluation Boards

Example Application

Tracing

The following trace example projects are available:

Retrieved from "https://kb.segger.com/index.php?title=Renesas_RZ/A3M&oldid=25033"