Renesas ASSP EASY
Jump to navigation
Jump to search
The Renesas ASSP easy are RISC-V based microcontrollers.
Flash Banks
Internal Flash
| Flash Bank | Base address | Size | J-Link Support |
|---|---|---|---|
| Code Flash | 0x00000000 | up to 128 KB | 
|
| Config Flash | 0x01010008 | up tp 44 B |
|
| Data Flash | 0x40100000 | up to 4 KB |
|
ECC RAM
- Device has ECC RAM which has to be initialized before use.
Watchdog Handling
- The device has 2 watchdogs.
- Both watchdogs are fed during flash programming.
Device Specific Handling
Connect
- On Connect, the RAM is initialized.
Reset
- The device uses normal RISC-V reset, no special handling necessary, like described here.
Limitations
Attach
Attach is not supported by default because the J-Link initializes certain RAM regions by default.
Security
Device has flash security & configuration registers OFS0, OFS1, Flash Read Protection Register, OSIS which are located between 0x00000400 and 0x0000 080F. Pay attention to set them correctly or exclude then from your program code.