RX Adapter Rev8

From SEGGER Knowledge Base
Jump to navigation Jump to search
RX Adapter

This page provides technical information about the SEGGER RX Adapter. For an overview of SEGGER adapters, refer to Adapter Overview.

Overview

The RX Adapter connects SEGGER J-Link debug probes and Flashers to target hardware featuring Renesas RX100, RX200, and RX600 series MCUs. It adapts the standard 20-pin SEGGER connector to the 14-pin RX target connector.

Depending on the target device, the adapter can be used with JTAG or FINE. FINE connections to RX63x and RX72N devices require the separate RX FINE Adapter.

Pinout

JTAG

FINE


FINED is an open-drain signal and requires a pull-up on the target board. The recommended resistance is 1 kΩ.

Jumper settings

Interface selection

Select the jumper position matching the target interface:

  • JTAG: MD0 position.
  • FINE: FINE position.

JTAG: jumper in MD0 position

FINE: jumper in FINE position

Target power supply

The target-supply jumper selects 3.3 V or 5 V at target-connector pin 8 (VTref). Leave this jumper open when the adapter should not power the target; this is the delivery setting.

Supported interface connections

Interface RX device groups listed on the product page
FINE RX111, RX13T, RX140, RX210, RX21A, RX220
JTAG RX610, RX621, RX62G, RX62N, RX62T, RX630, RX631, RX63N, RX63T, RX64M, RX65N, RX660, RX66T, RX71M, RX72N

CPU signal mapping

RX111, RX210, and RX220 (FINE)

Adapter pin / signal RX111 CPU signal RX210 / RX220 CPU signal
1 / FINEC FINEC / P27 SCK1 / P27
4 / EMLE NC NC
7 / FINED MD_FINED (via pull-up) MODE / MD_FINED (via pull-up)
10 / UB P14 UB / PC7
13 / nRES RESn RESET_N / nRES

RX630, RX631, RX63N, RX63T, and RX72N (JTAG)

Adapter pin / signal RX630 / RX631 / RX63N / RX63T CPU signal RX72N CPU signal
1 / TCK P27 / TCK / FINEC TCK
3 / nTRST TRSTn TRSTn
4 / EMLE EMLE EMLE
5 / TDO TDO TDO
7 / MD0 MD_FINED (via pull-up) MD (via pull-up)
9 / TMS TMS TMS
10 / UB IRQ14 / PC7 UB
11 / TDI TDI TDI
13 / nRES RESn RESn

Schematics

The functional connection diagram below shows the signal routing and target-supply selection.

See also