Espressif ESP32-C2

From SEGGER Knowledge Base
Jump to navigation Jump to search


The ESP32-C2 family are RISC-V based microcontrollers.

Flash Banks

Flash Bank Base address J-Link Support Loader
Name Size
External QSPI Flash 0x4200_0000 NO.png - -



Watchdog Handling

  • The device has 3 watchdogs.
  • The watchdogs are stopped during debugging.

Device Specific Handling

Reset

The device uses normal RISC-V reset, no special handling necessary, like described here.

Attach

Attach is supported

Debugging ESP32

For some ESP32 devices, JTAG is disabled by default and depending on the project configuration a so called hardware stack protection is active. How to prepare everything to be ready for debugging is described here Debug Espressif ESP32

Evaluation Boards

Example Application