Codasip A730

From SEGGER Knowledge Base
Jump to navigation Jump to search

The Codasip A730 is a 64-bit (RV64) core, designed by Codasip.

Minimum required J-Link software version

The A730 device selection is supported since V8.19 of the J-Link software.

RTT support

  • RTT is automatically supported by J-Link if the core supports system bus access (SBA)
  • As SBA is a configuration option of the core, the configuration option must be chosen to have RTT support

HSS support

See RTT.

Retrieved from "https://kb.segger.com/index.php?title=Codasip_A730&oldid=24263"