CVA BlueWhale CVM012x

From SEGGER Knowledge Base
Jump to navigation Jump to search

The CVA BlueWhale CVM012x are Cortex-M0+ based MCUs.

Flash Banks

Supported Regions

Flash Bank Base address Size J-Link Support
PFlash 0x00000000 Up to 224 KB YES.png
DFlash 0x10000000 32 KB YES.png

All integrated flashes have ECC which is why reading erased flash areas is to avoid.
For more information refer to the ECC article.

Internal SRAM

Since CVM012x devices have SRAM with ECC, the J-Link software will initialize up to 16 KB of SRAM at address 0x20000000 on connect.
For more information refer to the ECC article.

MCU Security

Info Region

The CVM012x series devices provide three Info Regions which allow some "permanent" configuration as well as readout protection for the device. Such Info Regions are not accessible via the AXBS bus. Each Info Region consists of multiple configuration fields. After a reset, the values within these fields will be written into the corresponding registers. All complementary bytes are automatically set when writing the Info Region.

In case the device reports a secure state (FTFC_FSEC[SECURE] != 0x2), the J-Link software will popup a request for an unlock via mass-erase on connect. A mass erase will set the device in an unlocked state.

Note:

A mass erase will enable the protection of all flash areas (FTFC_PFPROT = XXXX, FTFC_DFPROT = XXXX, FTFC_EFPROT = XXXX).

The mass erase operation will clear all internal flashes including the Info Region. It is suggested to reprogram the Info Region to configure the device security and flash protection properly.

How to program the Info Region

The J-Link software does not support native programming of the Info Region. This can be done using J-Flash Init Steps.
Example J-Flash project to unprotect CVM012x devices: CVM012x_Unprotect.jflash. For utilization, make sure InfoRegion0 is in an erased state.

The provided J-Flash project disables all flash protection locks (FTFC_PFPROT = 0, FTFC_DFPROT = 0, FTFC_EFPROT = 0) in the Info Region.
For programming of the Info Region, the Init Steps can be adapted.

Note:
The Info Region will also be protected after a mass erase (FTFC_EFPROT[SECPROT] = 1). Therefore, unprotecting the Info Region will only succeed when the device has not been power-cycled after a mass erase.

Reset

No device specific reset is necessary. The normal Cortex-M reset is performed. See here for more information: https://wiki.segger.com/J-Link_Reset_Strategies#Type_0:_Normal

Evaluation Boards