Espressif ESP32-C5-DevKitC-1

From SEGGER Knowledge Base
Revision as of 14:58, 25 August 2025 by Artjom.Kister (talk | contribs) (Created page with "Category:Evalboards __TOC__ This article describes specifics for the Espressif ESP32-C5-DevKitC-1 evaluation board.<br> 250px == Preparing for J-Link == *Enable external JTAG interface using the following link ESP32 external JTAG interface *Connect the J-Link to this pins: {| class="seggertable" |- ! J-Link Pin || Connector !! Pin || Name |- | VTref || J1 || 1 || 3V3 |- | GND || J1 || 15 || GND |- | TDI || J1 || 4 || M...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search

This article describes specifics for the Espressif ESP32-C5-DevKitC-1 evaluation board.

File:ESP32-C5-DevKitC-1 board.png

Preparing for J-Link

J-Link Pin Connector Pin Name
VTref J1 1 3V3
GND J1 15 GND
TDI J1 4 MTDI
TMS/SWDIO J1 3 MTMS
TCK/SWCLK J3 8 MTCK
TDO/SWO J3 9 MTDO
RESET J1 2 RST
  • Power the board via USB Type-C to UART Port
  • Verify the Connection with e.g. J-Link Commander. The output should look as follows:
  • HP core:

ESP32-C5-DevKitC-1 HP connect.png

  • LP core:

ESP32-C5-DevKitC-1 LP connect.png

Example Project

The following example project was created with the SEGGER Embedded Studio project wizard and runs out-of-the-box on the Espressif ESP32-C5-DevKitC-1.
It is a simple Hello World sample linked into the internal SRAM.

SETUP

Retrieved from "https://kb.segger.com/index.php?title=Espressif_ESP32-C5-DevKitC-1&oldid=25813"