GigaDevice GD32A5: Difference between revisions

From SEGGER Knowledge Base
Jump to navigation Jump to search
No edit summary
No edit summary
Line 12: Line 12:
|-
|-
| Main flash Bank 1 || 0x08040000 || 128 KB || style="text-align:center;"| {{YES}}  
| Main flash Bank 1 || 0x08040000 || 128 KB || style="text-align:center;"| {{YES}}  
|-
| Option Byte 0  || 0x1FFFF800 || 24 B || style="text-align:center;"| {{YES}}
|}
|}


==ECC RAM==
==ECC RAM==
In order to prevent errors when reading first time, the DLL initializes the first 24Kb of RAM  
In order to prevent errors when reading first time, the DLL initializes the first 24Kb of RAM  
starting at 0x2000 0000.
starting at 0x2000 0000.


==Supported Flash Banks==
==Watchdog Handling==
===Internal Flash===
*The device does have 2 watchdogs.
{| class="seggertable"
*The watchdogs are fed during flash programming.
|-
! Device || StartAddr || Size || J-Link Support
|-
| GD32A503xB || 0x08000000 || 128Kb || scope="col" style="text-align:center" | {{YES}}
|-
| GD32A503xC || 0x08000000 || 256Kb || scope="col" style="text-align:center" | {{YES}}
|-
| GD32A503xD || 0x08000000 || 384Kb || scope="col" style="text-align:center" | {{YES}}
|}
 
===Option Byte ===
{| class="seggertable"
|-
! Device || StartAddr || Size || J-Link Support
|-
| GD32A503xx || 0x1FFFF800 || 24 Byte || scope="col" style="text-align:center" | {{YES}}
|}


==Reset==
==Device Specific Handling==
The device uses normal reset, no special handling necessary.
===Connect===


==Minimum requirements==
===Reset===
* J-Link software V7.82b or later
*The device uses normal Cortex-M reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Type_0:_Normal | here]].


==Evaluation Boards==
==Evaluation Boards==
*GigaDevice GD32A503-EVAL evaluation board: https://wiki.segger.com/GigaDevice_GD32A503-EVAL
*[[GigaDevice_GD32A503-EVAL|GigaDevice GD32A503-EVAL]]


==Example Application==
==Example Application==
*GigaDevice GD32A503-EVAL evaluation board: https://wiki.segger.com/GigaDevice_GD32A503-EVAL#Example_Project
*[[GigaDevice_GD32A503-EVAL#Example_Project | GigaDevice GD32A503-EVAL]]

Revision as of 11:56, 15 February 2024

The GD32A50x series are 32-bit general-purpose microcontrollers based on the Arm® Cortex®-M33 processor.

Flash Banks

Internal Flash

Flash Bank Base address Size J-Link Support
Main flash Bank 0 0x08000000 Up to 256 KB YES.png
Main flash Bank 1 0x08040000 128 KB YES.png
Option Byte 0 0x1FFFF800 24 B YES.png


ECC RAM

In order to prevent errors when reading first time, the DLL initializes the first 24Kb of RAM starting at 0x2000 0000.

Watchdog Handling

  • The device does have 2 watchdogs.
  • The watchdogs are fed during flash programming.

Device Specific Handling

Connect

Reset

  • The device uses normal Cortex-M reset, no special handling necessary, like described here.

Evaluation Boards

Example Application