SiFive E21 Standard Core Dev Kit: Revision history

Jump to navigation Jump to search

Diff selection: Mark the radio buttons of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

6 December 2024

8 May 2024

26 May 2021

  • curprev 10:5810:58, 26 May 2021‎ Alex talk contribs‎ 3,762 bytes +3,762‎ Created page with "__TOC__ This article describes specifics for the SiFive E21 Standard Core Dev Kit. The SiFive E21 Standard Core Dev Kit implements a SiFive E21 (32-bit RV32) core as a FPGA b..."
Retrieved from "https://kb.segger.com/SiFive_E21_Standard_Core_Dev_Kit"