SemiDrive D32xx: Revision history

Jump to navigation Jump to search

Diff selection: Mark the radio buttons of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

15 May 2024

30 May 2023

  • curprev 13:2113:21, 30 May 2023Arne.kulinna talk contribs 835 bytes +835 Created page with "__TOC__ The SemiDrive D32xx are Cortex-R5 based MCUs. ==Internal Flash== D32xx devices consist of a SIP and have an internal QSPI flash. Therefore programming the internal..."